

TABLE OF CONTENTS

Features	1	Recommended Pad Geometry	7
Applications.....	1	Typical Performance Characteristics	8
Functional Block Diagram	1	Theory of Operation	10
General Description	1	Basic Operation	11
Specifications.....	3	Output Data Registers	12
Timing Specifications	5	Operation Control Registers.....	12
Timing Diagrams.....	5	Calibration Registers.....	14
Absolute Maximum Ratings.....	6	ALARM Registers.....	14
ESD Caution.....	6	Outline Dimensions	15
Pin Configuration and Function Descriptions.....	7	Ordering Guide	15

SPECIFICATIONS

T_A = +25°C, V_{DD} = 3.3 V, tilt = 0°, unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Typ	Max	Unit
HORIZONTAL INCLINE	Each axis				
Input Range	Operable to ~±90 degrees		±70		Degrees
Relative Accuracy	±30 degrees, AVG_CNT = 0x08		±0.1		Degrees
Sensitivity	±30 degrees, 25°C	0.02492	0.0250	0.02508	°/LSB
Offset	±30 degrees, -40°C to +85°C		TBD		°/LSB
	0 degrees, +25°C		TBD		Degrees
	0 degrees, -40°C to +85°C		TBD		Degrees
VERTICAL ROTATION	Sensor within ±30 degrees of vertical				
Input Range		-180		+180	Degrees
Relative Accuracy			TBD		Degrees
Sensitivity	-40°C to +85°C		TBD		Degrees
	±30 degrees	0.02492	0.0250	0.02508	°/LSB
Offset	±30 degrees, -40°C to +85°C		TBD		°/LSB
	0 degrees		TBD		Degrees
	0 degrees, -40°C to +85°C		TBD		Degrees
ACCELEROMETER	Each axis				
Input Range ¹	25°C	±1.7			<i>g</i>
Nonlinearity ¹	% of full scale		±0.1	±0.5	%
Alignment Error	X sensor to Y sensor		±0.2		Degrees
Cross Axis Sensitivity			±2		%
Sensitivity		TBD	0.244	TBD	mg/LSB
Offset	-40°C to +85°C		TBD		ppm/°C
	0 <i>g</i>		TBD		mg
	0 <i>g</i> , -40°C to +85°C		TBD		mg
ACCELEROMETER NOISE PERFORMANCE					
Output Noise	AVG_CNT = 0x00		1.7		mg rms
Noise Density	AVG_CNT = 0x00		0.17		mg/√Hz rms
ACCELEROMETER FREQUENCY RESPONSE					
Sensor Bandwidth			50		Hz
Sensor Resonant Frequency			5.5		kHz
ACCELEROMETER SELF-TEST STATE²					
Output Change When Active	At 25°C	706	1343	1973	LSB
TEMPERATURE SENSOR					
Output at 25°C			1278		LSB
Scale Factor			-2.13		LSB/°C
ADC INPUT					
Resolution			12		Bits
Integral Nonlinearity (INL)			±2		LSB
Differential Nonlinearity (DNL)			±1		LSB
Offset Error			±4		LSB
Gain Error			±2		LSB
Input Range		0		2.5	V
Input Capacitance	During acquisition		20		pF

Parameter	Conditions	Min	Typ	Max	Unit
ON-CHIP VOLTAGE REFERENCE			2.5		V
Accuracy	At 25°C	-10		+10	mV
Reference Temperature Coefficient			±40		ppm/°C
Output Impedance			70		Ω
DAC OUTPUT	5 kΩ/100 pF to GND				
Resolution			12		Bits
Relative Accuracy	For Code 101 to Code 4095		4		LSB
Differential Nonlinearity			1		LSB
Offset Error			±5		mV
Gain Error			±0.5		%
Output Range			0 to 2.5		V
Output Impedance			2		Ω
Output Settling Time			10		μs
LOGIC INPUTS					
Input High Voltage, V_{INH}		2.0			V
Input Low Voltage, V_{INL}				0.8	V
	For \overline{CS} signal when used to wake up from sleep mode			0.55	V
Logic 1 Input High Current, I_{INH}	$V_{IH} = 3.3\text{ V}$		±0.2	±10	μA
Logic 0 Input Low Current, I_{INL}	$V_{IL} = 0\text{ V}$				
All except RST			-40	-60	μA
RST ³			-1		mA
Input Capacitance, C_{IN}			10		pF
DIGITAL OUTPUTS					
Output High Voltage, V_{OH}	$I_{SOURCE} = 1.6\text{ mA}$	2.4			V
Output Low Voltage, V_{OL}	$I_{SINK} = 1.6\text{ mA}$			0.4	V
SLEEP TIMER					
Timeout Period ⁴		0.5		128	Seconds
START-UP TIME					
Initial			130		ms
Sleep Mode Recovery			2.5		ms
FLASH MEMORY					
Endurance ⁵		20,000			Cycles
Data Retention ⁶	$T_J = 85^\circ\text{C}$	20			Years
CONVERSION RATE					
Maximum Throughput Rate			4096		SPS
Minimum Throughput Rate			2.066		SPS
POWER SUPPLY					
Operating Voltage Range		3.0	3.3	3.6	V
Power Supply Current	Normal mode, $SMPL_PRD \geq 0x08$, 25°C		11	14	mA
	Fast mode, $SMPL_PRD \leq 0x07$, 25°C		36	42	mA
	Sleep mode, at 25°C		500	750	μA

¹ Guaranteed by iMEMS® packaged part testing, design, and/or characterization.

² Self-test response changes as the square of V_{DD} .

³ The RST pin has an internal pull-up.

⁴ Guaranteed by design.

⁵ Endurance is qualified as per JEDEC Standard 22 Method A117 and measured at -40°C, +25°C, +85°C, and +125°C.

⁶ Retention lifetime equivalent at junction temperature (T_J) 55°C as per JEDEC Standard 22 Method A117. Retention lifetime decreases with junction temperature.

TIMING SPECIFICATIONS

T_A = 25°C, V_{DD} = 3.3 V, tilt = 0°, unless otherwise noted.

Table 2.

Parameter	Description	Min ¹	Typ	Max	Unit
f _{SCLK}	Fast mode, SMPL_PRD ≤ 0x07 (f _s ≥ 1024 Hz) Normal mode, SMPL_PRD ≥ 0x08 (f _s ≤ 910 Hz)	0.01		2.5	MHz
t _{DATARATE}	Chip select period, fast mode, SMPL_PRD ≤ 0x07 (f _s ≥ 1024 Hz)	40			μs
t _{DATARATE}	Chip select period, normal mode, SMPL_PRD ≥ 0x08 (f _s ≤ 910 Hz)	100			μs
t _{CS}	Chip select to clock edge	48.8			ns
t _{DAV}	Data output valid after SCLK edge			100	ns
t _{DSU}	Data input setup time before SCLK rising edge	24.4			ns
t _{DHD}	Data input hold time after SCLK rising edge	48.8			ns
t _{DF}	Data output fall time		5	12.5	ns
t _{DR}	Data output rise time		5	12.5	ns
t _{SFS}	CS high after SCLK edge	5			ns

¹ Guaranteed by design, not tested.

TIMING DIAGRAMS




Figure 2. SPI Chip Select Timing




Figure 3. SPI Timing
(Utilizing SPI Settings Typically Identified as Phase = 1, Polarity = 1)




Figure 4. DIN Bit Sequence

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Acceleration (Any Axis, Unpowered)	3500 g
Acceleration (Any Axis, Powered)	3500 g
VDD to GND	-0.3 V to +7.0 V
Digital Input/Output Voltage to GND	-0.3 V to +5.5 V
Analog Inputs to GND	-0.3 to VDD + 0.3 V
Analog Outputs to GND	-0.3 to VDD + 0.3 V
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Package Characteristics


Package Type	θ_{JA}	θ_{JC}	Device Weight
16-Terminal LGA	250°C/W	25°C/W	0.6 grams

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- NOTES
1. NC = NO CONNECT
 2. THIS IS NOT AN ACTUAL "TOP VIEW," AS THE PINS ARE NOT VISIBLE FROM THE TOP. THIS IS A LAYOUT VIEW, WHICH REPRESENTS THE PIN CONFIGURATION, IF THE PACKAGE IS LOOKED THROUGH FROM THE TOP. THIS CONFIGURATION IS PROVIDED FOR PCB LAYOUT PURPOSES.

07096-005


Figure 5. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
1	SCLK	I	SPI, Serial Clock.
2	DOUT	O	SPI, Data Output.
3	DIN	I	SPI, Data Input.
4	\overline{CS}	I	SPI, Chip Select.
5, 6	DIO1, DIO2	I/O	Digital Input/Output Pins.
7, 8, 10, 11	NC	-	No Connect.
9	\overline{RST}	I	Reset, Active Low.
12	AUX DAC	O	Auxiliary DAC Output.
13	VDD	S	Power Supply, +3.3 V.
14	AUX ADC	I	Auxiliary ADC Input.
15	VREF	O	Precision Reference.
16	GND	S	Ground.

¹ S = supply; O = output; I = input.

RECOMMENDED PAD GEOMETRY



9.2mm x 9.2mm STACKED LGA PACKAGE

Figure 6. Example of a Pad Layout

07096-006

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7.




Figure 10.




Figure 8.




Figure 11.




Figure 9.




Figure 12.




Figure 13.




Figure 16.




Figure 14.




Figure 17.




Figure 15.




Figure 18.

THEORY OF OPERATION

The ADIS16209 tilt sensing system uses gravity as its only stimulus, and a MEMS accelerometer as its sensing element. MEMS accelerometers typically employ a tiny, spring-loaded structure that is interlaced with a fixed pick-off finger structure. The spring constant of the floating structure determines how far it moves when subjected to a force. This structure responds to both dynamic forces associated with acceleration and static forces, such as gravity.

Figure 19 and Figure 20 illustrate how the accelerometer responds to gravity, according to its orientation, with respect to gravity. Figure 19 displays the configuration for the incline angle outputs and Figure 20 displays the configuration used for the rotational angle position. This configuration provides greater measurement range than a single-axis. The ADIS16209 incorporates the signal processing circuit that converts acceleration into an incline angle, and corrects for several known error sources that would otherwise degrade the accuracy level.




Figure 19. Single-Axis Tilt Theory Diagram




Figure 20. Dual-Axis Tilt Theory Diagram

BASIC OPERATION

The ADIS16209 requires only power/ground and SPI connections. The SPI is simple to hook up and is supported by many common digital hardware platforms. Figure 21 provides a simple hook-up diagram, while Table 2, Figure 2, Figure 3 provide timing and bit assignments. Figure 4 provides the bit sequence for accessing the register memory structure. Each function within the ADIS16209 has its own register, which has a unique, 6-bit address. Note that all 16 SCLK cycles are required for the DIN bit sequence to configure the output for the next data frame. The ADIS16209 supports full duplex mode operation. Table 6 provides the entire user register map for the ADIS16209. For each register, the lower byte's address is given. For those registers that have two bytes, the upper byte's address is simply the lower byte's address, incremented by 0x01.




Figure 21. Typical SPI Hook-up

Many of the configuration registers have also been assigned mirror locations in the flash memory, which effectively provides them with a backup storage function. To assure the backup of these registers, the COMMAND register provides an initiation bit for manual flash updates. The ENDURANCE register provides a running count of these events.

Table 6. User Register Map

Name	R/W	Flash Backup	Address	Size (Bytes)	Function	Reference
ENDURANCE	R	Yes	0x00	2	Diagnostics, flash write counter (16-bit binary)	
SUPPLY_OUT	R	No	0x02	2	Output, power supply	Table 7
XACCL_OUT	R	No	0x04	2	Output, X-axis acceleration	Table 7
YACCL_OUT	R	No	0x06	2	Output, Y-axis acceleration	Table 7
AUX_ADC	R	No	0x08	2	Output, auxiliary ADC	Table 7
TEMP_OUT	R	No	0x0A	2	Output, temperature	Table 7
XINCL_OUT	R	No	0x0C	2	Output, ±90° X-axis inclination	Table 7
YINCL_OUT	R	No	0x0E	2	Output, ±90° Y-axis inclination	Table 7
ROT_OUT	R	No	0x10	2	Output, ±180° vertical rotational position	Table 7
XACCL_NULL	R/W	Yes	0x12	2	Calibration, X-Axis acceleration offset null	Table 16
YACCL_NULL	R/W	Yes	0x14	2	Calibration, Y-axis acceleration offset null	Table 16
XINCL_NULL	R/W	Yes	0x16	2	Calibration, X-axis inclination offset null	Table 17
YINCL_NULL	R/W	Yes	0x18	2	Calibration, Y-axis inclination offset null	Table 17
ROT_NULL	R/W	Yes	0x1A	2	Calibration, vertical rotation offset null	Table 17
			0x1C to 0x1F	4	Reserved, do not write to these locations	
ALM_MAG1	R/W	Yes	0x20	2	Alarm 1, amplitude threshold	Table 18
ALM_MAG2	R/W	Yes	0x22	2	Alarm 2, amplitude threshold	Table 18
ALM_SMPL1	R/W	Yes	0x24	2	Alarm 1, sample period	Table 19
ALM_SMPL2	R/W	Yes	0x26	2	Alarm 2, sample period	Table 19
ALM_CTRL	R/W	Yes	0x28	2	Alarm, source control register	Table 20
		No	0x2A to 0x2F	6	Reserved	
AUX_DAC	R/W	No	0x30	2	Auxiliary DAC data	Table 14
GPIO_CTRL	R/W	No	0x32	2	Operation, digital I/O configuration and data	Table 13
MSC_CTRL	R/W	No	0x34	2	Operation, data-ready and self-test control	Table 12
SMPL_PRD	R/W	Yes	0x36	2	Operation, sample rate configuration	Table 8
AVG_CNT	R/W	Yes	0x38	2	Operation, filter configuration	Table 10
SLP_CNT	W	Yes	0x3A	2	Operation, sleep mode control	Table 9
STATUS	R	No	0x3C	2	Diagnostics, system status register	Table 21
COMMAND	W	No	0x3E	2	Operation, system command register	Table 15

OUTPUT DATA REGISTERS

Table 7 provides the data configuration for each output data register in the ADIS16209. Starting with the MSB of the upper byte, each output data register has the following bit sequence: new data (ND) flag, error/alarm (EA) flag, followed by 14 data bits. The data bits are LSB-justified and in the case of the 12-bit data formats, the remaining 2 bits are not used. The ND flag indicates that unread data resides in the output data registers. This flag clears and returns to 0 during an output register read sequence. It returns to 1 after the next internal sample update cycle completes. The EA flag indicates an error condition. The STATUS register contains all of the error flags and provides the ability to investigate root cause.

Table 7. Output Data Register Formats

Register	Bits	Format	Scale ¹
SUPPLY_OUT	12	Binary, +3.3 V = 0x0ABE	1.22 mV
XACCL_OUT	14	Twos complement	0.244 mg
YACCL_OUT	14	Twos complement	0.244 mg
AUX_ADC	12	Binary, +2 V = 0x0CCC	0.6105 mV
TEMP_OUT	12	Binary, +25°C = 0x04FE	-0.47°C
XINCL_OUT ²	14	Twos complement	0.025°
YINCL_OUT ²	14	Twos complement	0.025°
ROT_OUT ³	14	Twos complement	0.025°

¹ Scale denotes quantity per LSB.
² Range = -90° to +90°.
³ Range = -180° to +179.975°.

OPERATION CONTROL REGISTERS

Internal Sample Rate

The SMPL_PRD register controls the ADIS16209 internal sample rate and has two parts: a selectable time base and a multiplier. The following relationship produces the sample rate:

$$T_s = T_B \times (N_s + 1)$$

Table 8. SMPL_PRD Bit Descriptions

Bit	Description	(Default = 0x0001)
15:8	Not used	
7	Time base (T _B)	0 = 244.14 μs, 1 = 7.568 ms
6:0	Increment setting (N _s)	

An example calculation of the default sample period follows:

$$SMPL_PRD = 0x01, B7 - B0 = 00000001$$

$$B7 = 0 \rightarrow T_B = 122.07 \mu s, B6...B0 = 00000001 \rightarrow N_s = 1$$

$$T_s = T_B \times (N_s + 1) = 122.07 \mu s \times (1 + 1) = 244.14 \mu s$$

$$f_s = 1/T_s = 4096 \text{ SPS}$$

The sample rate setting has a direct impact on the SPI data rate capability. For sample rates ≥1024 SPS, the SPI SCLK can run at a rate up to 2.5 MHz. For sample rates <1024 SPS, the SPI SCLK can run at a rate up to 1 MHz. The sample rate setting also affects the power dissipation. When the sample rate is set <1024 SPS, the power dissipation typically reduces by a factor of

68%. The two different modes of operation offer a system-level trade-off between performance (sample rate, serial transfer rate) and power dissipation.

Power Management

In addition to offering two different performance modes for power optimization, the ADIS16209 offers a programmable shutdown period, which the SLP_CNT register controls.

Table 9. SLP_CNT Bit Descriptions

Bit	Description	(Default = 0x00)
15:8	Not used	
7:0	Data bits, 0.5 seconds/code	

For example, writing 0x08 to the SLP_CNT register places the ADIS16209 into sleep mode for 4 seconds. The only way to stop this process is to remove power or reset the device.

Digital Filtering

The AVG_CNT register controls the moving average digital filter, which determines the size of the moving average filter, in eight power-of-two step sizes (that is, 2^M = 1, 2, 4, 16, 32, 64, 128, and 256). Filter setup requires one simple step: write the appropriate M factor to the assigned bits in the AVG_CNT register.

Table 10. AVG_CNT Bit Descriptions

Bit	Description	(Default = 0x0004)
15:4	Not used	
3:0	Power-of-two step size, maximum binary value = 1000	

The following equation offers a frequency response relationship for this filter:

$$H_A(f) = \frac{\sin(\pi \times N \times f \times t_s)}{N \times \sin(\pi \times f \times t_s)}$$




Figure 22. Frequency Response—Moving Average Filter

Digital I/O Lines

The ADIS16209 provides two, general purpose, digital input/output lines that have several configuration options.

Table 11. Digital I/O Line Configuration Registers

Function	[Priority]	Register
Data-Ready I/O indicator	[1]	MSC_CTRL
Alarm Indicator	[2]	ALM_CTRL
General-Purpose I/O Configuration	[3]	GPIO_DIR
General-Purpose I/O Line Communication		GPIO_DAT

Data-Ready I/O Indicator

The MSC_CTRL register provides controls for a data-ready function. For example, writing 0x05 to this register enables this function, and establishes DIO2 as an active-low, data-ready line. The duty cycle is 20% (±10% tolerance).

Table 12. MSC_CTRL Bit Descriptions

Bit	Description (Default = 0x0000)
15:11	Not used
10	Self-test at power-on: 1 = disabled, 0 = enabled
9	Not used
8	Self-test enable (temporary, bit is volatile) 1 = enabled, 0 = disabled
7:3	Not used
2	Data-ready enable: 1 = enabled, 0 = disabled
1	Data-ready polarity: 1 = active high, 0 = active low
0	Data-ready line select: 1 = DIO2, 0 = DIO1

Self-Test

Self-test exercises the sensor’s mechanical structure and provides a simple method for verifying the operation of the entire sensor signal conditioning circuit. There are two different self-test options: startup and manual. If either of these self-tests results in a failure, the self-test error flag, located in the STATUS register, sets to 1. See Table 12 for the appropriate MSC_CTRL bit designations.

General Purpose I/O

The GPIO_CTRL controls the direction and data of the general-purpose digital lines, DIO1 and DIO2. For example, writing a 0x02 to the GPIO_DIR register sets DIO2 as an output line and DIO1 as an input line. Reading the data bits in GPIO_CTRL reveals the line’s logic level.

Table 13. GPIO_CTRL Bit Descriptions

Bit	Description (Default = 0x0000)
15:10	Not used
9	General-purpose I/O Line 2 data
8	General-purpose I/O Line 1 data
7:2	Not used
1	General-purpose I/O Line 2, data direction control 1 = output, 0 = input
0	General-purpose I/O Line 1, data direction control 1 = output, 0 = input

Auxiliary DAC

The auxiliary DAC provides a 12-bit level adjustment function. The AUX_DAC register controls the operation of the auxiliary

DAC function, which is useful for systems that require analog level controls. It offers a rail-to-rail buffered output that has a range of 0 V to 2.5 V. The DAC can drive its output to within 5 mV of the ground reference when it is not sinking current. As the output approaches ground, the linearity begins to degrade (100 LSB beginning point). As the sink current increases, the nonlinear range increases. The DAC output latch function, contained in the COMMAND register provides continuous operation while writing to each byte of this register. The contents of this register are volatile, which means that the desired output level must be set after every reset and power cycle event.

Table 14. AUX_DAC Bit Descriptions

Bit	Description (Default = 0x0000)
15:12	Not used
11:0	Data bits, scale factor = 0.6105 mV/code Offset binary format, 0 V = 0 codes

Global Commands

The COMMAND register provides initiation bits for several commands, which simplify many common operations. Writing a 1 to the assigned COMMAND bit exercises its function.

Table 15. COMMAND Bit Descriptions

Bit	Description (Default = 0x0000)
15:8	Not used
7	Software reset
6:5	Not used
4	Clear status register (reset all bits to 0)
3	Flash update; backs up all registers, per Table 6
2	DAC data latch
1	Factory calibration restore
0	Autonull

The software reset command restarts the internal processor, which loads all registers with the contents in their flash memory locations.

The flash update copies the contents of all the flash backup registers into their assigned, nonvolatile, flash memory locations. This process takes approximately 50 ms and requires a power supply that is within the specified operating range. After waiting the appropriate time for the flash update to complete, verify successful completion by reading the STATUS register (if successful, the flash update error is zero). If the flash update was not successful, reading this error bit accomplishes two things: (1) alert system processor to try again, and (2) clear the error flag, which is required for flash memory access.

The DAC data latch command loads the contents of AUX_DAC into the DAC latches. Because the AUX_DAC contents must be updated one byte at a time, this command ensures a stable DAC output voltage during updates.

The autonull command provides a simple method for removing offset from the sensor outputs. This command takes the

contents of the output data registers and loads the equal but opposite number into the offset calibration registers. The accuracy of this operation depends on zero force, zero motion, and optimal noise management during the measurement (see the Digital Filtering section). The factory calibration restore sets the offset null registers (XACCL_NULL, for example) back to their default values.

CALIBRATION REGISTERS

The ADIS16209 incorporates an extensive factory calibration and provides precision acceleration, incline, and rotational position data. For systems that require on-site calibration, user-programmable offset adjustment registers are available.

Table 16 provides the bit assignments for the following user-programmable calibration registers: XACCL_NULL and YACCL_NULL. Table 17 provides the bit assignments for the following user-programmable calibration registers: XINCL_NULL, YINCL_NULL, and ROT_NULL.

Table 16. Acceleration Offset Register Bit Designations

Bit	Description	(Default = 0x0000)
15:12	Not used	
11:0	Data bits, twos complement, sensitivity = 0.244 mg/LSB	

Table 17. Incline/Rotation Offset Register Bit Designations

Bit	Description	(Default = 0x0000)
15:14	Not used	
13:0	Data bits, twos complement, sensitivity = 0.025°/LSB	

ALARM REGISTERS

The alarm function provides monitoring for two independent conditions. The ALM_CTRL register provides control inputs for data source, data filtering (prior to comparison), static/dynamic, and output indicator configurations. The ALM_MAGx registers establish the trigger threshold and polarity configurations. The ALM_SMPLx registers provide the numbers of samples to use in the dynamic, rate-of-change configuration. The rate-of-change calculation is

$$Y_C = \frac{1}{N_{DS}} \sum_{n=1}^{N_{DS}} y(n+1) - y(n) \Rightarrow Alarm \Rightarrow is Y_C > or < M_C ?$$

where:

N_{DS} is the number of samples in ALM_SMPLx.

$y(n)$ is the sampled output data.

M_C is the magnitude for comparison in ALM_MAGx.

> or < is determined by the MSB in ALM_MAGx.

Table 18. ALM_MAG1/ALM_MAG2 Bit Designations

Bit	Description	(Default = 0x0000)
15	Comparison polarity: 1 = greater than, 0 = less than	
14	Not used	
13:0	Data bits, matches format of trigger source selection	

Table 19. ALM_SMPL1/ALM_SMPL2 Bit Designations

Bit	Description	(Default = 0x0001)
15:8	Not used	
7:0	Data bits: number of samples (both 0x00 and 0x01 = 1)	

Table 20. ALM_CTRL Bit Descriptions

Bit	Value	Description	(Default = 0x0000)
15		Alarm 2 rate of change control: 1 = enabled	
14:12		Trigger source, Alarm 2	
	000	Disabled	
	001	Power supply	
	010	X-acceleration	
	011	Y-acceleration	
	100	Temperature sensor	
	101	X-axis incline angle	
	110	Y-axis incline angle	
	111	Rotational position	
11		Alarm 1: rate-of-change control, 1 = enabled	
10:8		Trigger source, Alarm 1, same as bits 14:12	
7:6		Not used	
5		Alarm 2 filter: 1 = filtered data, 0 = no filter	
4		Alarm 1 filter: 1 = filtered data, 0 = no filter	
3		Not used	
2		Alarm indicator, using DIO1/DIO2: 1 = enabled	
1		Alarm indicator polarity: 1 = active high	
0		Alarm indicator line select: 1 = DIO2, 0 = DIO1	

Status

The STATUS register provides a series of error flags, which provide indicator functions for common system-level issues. All of the flags clear (set to 0) after each STATUS register read cycle. If an error condition remains, then the error flag returns to 1 during the next sample cycle.

Table 21. STATUS Bit Descriptions

Bit	Description	(Default = 0x0000)
15:10	Not used	
9	Alarm 2 status 1 = active, 0 = inactive	
8	Alarm 1 status 1 = active, 0 = inactive	
7:6	Not used	
5	Self-test diagnostic error flag 1 = error condition, 0 = normal operation	
4	Not used	
3	SPI communications failure 1 = error condition, 0 = normal operation	
2	Flash update failed 1 = error condition, 0 = normal operation	
1	Power supply above 3.625 V 1 = >3.625 V, 0 = <2.975 V (normal)	
0	Power supply below 2.975 V 1 = <2.975 V, 0 = >2.975 V (normal)	

OUTLINE DIMENSIONS




Figure 23. 16-Terminal Land Grid Array [LGA]
(CC-16-2)
Dimensions shown in millimeters

022007-B

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADIS16209CCCZ ¹	-40°C to +125°C	16-Terminal Land Grid Array [LGA]	CC-16-2
ADIS16209/PCBZ ¹		Evaluation Board	

¹ Z = RoHS Compliant Part.

NOTES